










R18D INTEL UMA/DISCRETE SYSTEM DIAGRAM





Vender	Part	Part Number	Part Description
ICS	ICS9LV3197	AL003197001	IC OTHER(32P) ICS9LV3197AKLFT(MLF)
Realtek	RTM890N-632	AL000890000	IC OTHER(32P) RTM890N-632-GRT(QFN)
Silego	SLG8LV595VTR	AL000595000	IC OTHER(32P)SLG8LV595VTR(QFN)



PROJECT : R18D
Quanta Computer Inc

Size Custom Document Number
Clock Gen(9LRS3197)

Date: Tuesday, February 15, 2011 Sheet 2 of 42












	DIS	UMA
Rc	NA	4.7K
Rd	NA	0 ohm
Re	NA	0 ohm
Rf	NA	NA


+VGACORE_IGPU




+1.5V_CPU R394 0.8/S +1.5V











1205 The SATALED# signal is open-collector and requires a weak external pull-up (8.2 k to 10 k) to +V3.3.



UMA HDMI signals




For AUDIO




For MDC




RTC



4M byte SPI ROM



UMA CRT,LVDS&HDMI signals

[illegible]


Vender
Socket DG008000031
EON - EN25F32-100HIP
AKE39FN0Q00 IC FLASH(8P) EN25F32-100HIP (SOIC)
WINBOND - W25Q32BVSSIG
AKE391P0N00 IC FLASH(8P) W25Q32BVSSIG(SOIC)




PROJECT : R18D
Quanta Computer Inc




IBEX PEAK-M (GND)



U24E




13








Board ID	ID0 GPIO24	ID1 GPIO45	ID2 GPIO57	ID3 GPIO34	ID4 GPIO35	ID5 GPIO38
UMA/DIS	0=UMA 1=Dis.					
1.1/1.0		1=1.1 0=1.0				
Reserve			0=No 1=Yes			
Reserve				0=No 1=Yes		
Reserve					0=No 1=Yes	
Reserve						0=No 1=Yes




SI modify
LDO when UMA















```
ROM_SI -> based on VRAM.
ROM_SO -> PU 10K
ROM_SCLK -> PU 5K
STRAP0 -> PU 45K
STRAP1 -> PD 35K
STRAP2 -> PD 5K
STRAP3 -> PD 5K
STRAP 4 -> PD 10K.
```

Logical Strap Bit Mapping		
	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111





	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	XCLK_A7[4]	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PXA_PLL_EN_TERM
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	RESERVED	PCIE_MAX_SPEED	DP_PLL_VDD3V3

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor PIN	ROM_SI
0000		Reserved		
0010	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Hynix		PD 15K
0011	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Samsung		PD 20K
0101	DDR3 128Mx16x4, 128bit, 1GB,800MHz	Hynix		PD 35K
0111	DDR3 128Mx16x4, 128bit, 1GB,800MHz	Samsung		PD 45K
XXXX				
XXXX				


GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVDD VID0
6	OUT	N/A	NVVDD VID1
7	OUT	N/A	NVVDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	Memory VREF SELECT
11	I/O	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	THERM_LOAD_STEP_DOWN
14	OUT	N/A	THERM_LOAD_STEP_UP






23




Signals		PDT	PIM	CHR
PC1	Ra	4.7K	4.7K	NC
HDMI_CFG0	Rb	NC	NC	NC
HDMI_CFG1	Rc	4.7K	NC	NC
REXT	Rd	499	4.7K	1.2K
PC1	Re	NC	NC	4.7K
HDMI_OE#	Rf	NC	NC	4.7K
PC0	Rg	4.7K	4.7K	4.7K



Vender	Part	Part Number	Part Description
PDT	PS8101	AL008101000	IC OTHER(48P) PS8101QFN48GTR(QFN)
PIM	PI3VDP411LSRZBE	ALP411LS004	IC OTHER(48P) PI3VDP411LSRZBE(TQFN)
CHR	CH7318C	AL007318002	IC OTHER(48P) CH7318C-BF-TR(QFN)


9/16 : PIM: need use ALP411LS000 or ALP411LS004 for capella

CHR : need Na R1182, add R1027 for capella






EQUALIZATION SETTING
 PC1:PC0=0:0 8dB
 PC1:PC0=0:1 4dB Recommended
 PC1:PC0=1:0 12dB
 PC1:PC0=1:1 0dB

SCL2/SDAZ Low-level Input/output Voltage
 CFG1:CFG0=0:0 VIL:-0.4V VOL:0.6V (Default)
 CFG1:CFG0=0:1 VIL:-0.36V VOL:0.55V
 CFG1:CFG0=1:0 VIL:-0.44V VOL:0.65V
 CFG1:CFG0=1:1 VIL:-0.36V VOL:0.6V




8/25 SI for EMI reserve.


C-TX2-HDMI+	R504	100F_4	C-TX2-HDMI+
C-TX1-HDMI+	R506	100F_4	C-TX1-HDMI+
C-TX0-HDMI+	R508	100F_4	C-TX0-HDMI+
C-TX2-HDMI-	R507	100F_4	C-TX2-HDMI-
C-TX1-HDMI-	R509	100F_4	C-TX1-HDMI-
C-TX0-HDMI-	R511	100F_4	C-TX0-HDMI-




CRT PORT



HOLE



CPU





VGA





PROJECT : R18D
Quanta Computer Inc



CPU FAN




SATA HDD CONNECTOR




SATA ODD CONNECTOR




follow INTEL DG change eject PU to +3V.



High : ODD power down
Low : ODD power on











The diagram illustrates the power supply circuitry for the ADXL345 evaluation board. It features two main power planes: **VDD10** and **EVDD10**. The **VDD10** plane is connected to the **+1.05V_LAN** pin and includes capacitors C598, C567, and C255, with a note indicating its location near pins 13, 29, and 45. The **EVDD10** plane is connected to the **EVDD10** pin and includes capacitors C580 and C576, with a note indicating its location near pins 21. A green oval highlights the connection points for the **8/25 SI for Realtek**.



Eleto-X




PROJECT : R18D
Quanta Computer Inc.

Size Custom	Document Number RTL8165EH
Date: Tuesday, February 15, 2011	Sheet 29 of 42


POWER BOTTON CONNECT

100mA




1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND

KEYBOARD Con.




8/25 SI for H/W.




EC KB3930 has included K/B pull-up resistor and function

SI Modify



LED Con.




1. +3V
2. SATA_LED#
3. PWR_LED#
4. GND


<10,22,31,33,39> +3VPCU
<14,23,24,25,27,32,38> +5V
<32,38> +3VSUS
<2,3,10,11,12,13,14,15,16,17,19,22,23,24,25,26,27,29,31,32,35,36,38> +3V


TOUCH PAD Con.

change to +3VSUS
close conn



To TOUCH PAD SW board





adapter select for EC



512K byte SPI EC ROM










Vender 10/27 PV del for only use 150 ml
Socket DG008000031

128K byte SPI EC ROM



Vendor W25X10BVSNIG
Socket DG008000031 AKE35FN0Q00 IC FLASH(8P) W25X10BVSNIG(SOIC;
EON - EN25F10-100GIP SOIC6-6-1.27
AKE35FN0Q00 IC FLASH(8P) EN25F10-100GIP(SOIC;
WINBOND - W25X10BVSNIG
AKE35FN0N00 IC FLASH(8P) W25X10BVSNIG(SOIC)




For GPL


```
AC present: AC_IN-->high, CPU_PROCHOT-->low , H_PROCHOT#-->high
Remove AC: AC_IN-->low, CPU_PROCHOT-->low , H_PROCHOT#-->low
Remove AC and re-cove prochot: AC_IN-->low, CPU_PROCHOT--> high, H_PROCHOT#--> high
```



Eletro-X

Mini PCI-E Card 1



8/25 SI for H/W.




















R12 SI for prevent interference



R12 SI for prevent interference



R12 SI for prevent interference




+VA	39
+5V	14,23,24,25,37,39,32
+VIN	22,33,34,35,36,37,39,40,41
+18V	5,14,34
+3VSS	3,15,11,12,13,14,17,28,33,34,36,40
+5VSS	14,22,28,33,34,35,36,37,40,41
+VAD	39
+VAD_1	39
+3VSUS	30,32
+12VALW	22,25,36,39
+BATCHG	39
+15VSD	3,6,15,16,36,37
+3VLAWCC	29
+0.75V_DDR_VTT	15,16,37





PROJECT : R18D
Quanta Computer Inc

Size Custom Document Number
Dis-charge IC (G5934)
Date: Wednesday, February 16, 2011 1 Sheet









-->Pre SI
Page 19
1.Delete L5005, C5096,C5097,C5098,C5099,C5100 and connect +SP_PLLVDD to +NV_PLLVDD
2.L5004 change to bead 220ohm (ESR=0.5) 0603.
3.C5089 change to 22uF_0805
Page 11
1.delete Q35.

Page 17
1.delete L5000 and C5074.
2.connect +3V_GFX to GPU ball AG9 with a 0.1uF cap C5075.
3.New add R5060 for test
4.L5001 change to bead 120ohm@100MHz (ESR=0.18ohm) 0603.
5.C5073 should be 4.7uF_X7R_0805.
6.C5072 should be 1uF_X7R_0603.
7.C5071 should be 0.1uF_X7R_0402.
8.PCIE change to PEX_TX0-7 and PEX_RX0-7 on GPU side for X8 lane configuration
9.unstuff R5009 and R5008 Q5002 stuff for test
9.delete L5002 for Nvidia recommend
Page 18

1.L5003 change to bead 30ohm (ESR=0.01) 0603.
2.C5085 change to 1uF_X7R_0603
3.Delete C5084.

Page 21
1.R5096 and R5103 change to 162ohm_1%.
Page 31

1.New add R5105 and R5106 2.2K pull up resistors to +3V for GPUT_CLK and GPUT_DATA on EC side.
2.Delete D20,Q25,D19,R500.
Page 20

1.delete R5081,R5082,R5082.
2.New add R5085 and R5086 10K pull down resistors to GFX_CORE_CNTRL0 and GFX_CORE_CNTRL1
3.Change R5047 to 5K pull up for ROM_SCL1
4.Change R5080 to 10K for JTAG_TRST# pull down.
5.R5084 can be no stuff for JTAG_TCK
6.New add Q5010 for AC/Batt# function.
7.New add Q5011.